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0.1-8GHz CMOS DAĞILMIŞ PARAMETRELİ KUVVETLENDİRİCİ 
ÖZET 
Geniş bantlı kuvvetlendiricilerin ölçüm düzenleri, askeri elektronik, televizyon, radar 
ve geniş bantlı optik haberleşme gibi birçok kullanım alanı bulunmaktadır. Bu 
uygulamalar için genellikle dağılmış parametreli kuvvetlendirici yapısı 
kullanılmaktadır. Çünkü bu yapı klasik kazanç-bant genişliği ilişkisi ile 
sınırlanmamaktadır.  
Dağılmış parametreli kuvvetlendirici yapısında kazanç elemanlarının giriş ve çıkış 
kapasiteleri, yapay iletim hatlarının içine dahil edilmektedir. Böylece farklı 
hücrelerin kapasiteleri birbirlerinden ayrılmakta, aynı zamanda çıkış akımları ise hala 
toplanabilmektedir. 
Son on yılda boyut alanında devam eden küçülme sayesinde, eşlenik metal-oksit-
yarıiletken (CMOS) teknolojisi dağılmış parametreli kuvvetlendirici gerçekleştirmek 
için ciddi bir alternatif olmuştur. Ayrıca CMOS dağılmış parametreli 
kuvvetlendiriciler düşük maliyet ve temel bant devreleriyle tümleştirme avantajlarına 
da sahiptir. 
Bu tezin en genel amacı dağılmış parametreli kuvvetlendirici tasarım tekniklerini 
araştırmak ve bu teknikleri kullanarak 0.35µm CMOS teknolojisi ile tamamen 
tümleştirilmiş bir dağılmış parametreli kuvvetlendirici gerçekleştirmektir. Teorik 
araştırmaları ve benzetim sonuçlarını doğrulamak amacıyla 0.35µm CMOS 
teknolojisi ile tek uçlu bir kuvvetlendirici tasarlanmış ve üretime gönderilmiştir. Bu 
kuvvetlendirici 0.1-8GHz aralığında 8±1 dB kazanç sağlamakta ve 1.5V beslemeden 
18mA akım çekmektedir. Kuvvetlendiricinin toplam alanı 1.67x0.93 mm2 dir. 
 xi
0.1-8GHz CMOS DISTRIBUTED AMPLIFIER 
SUMMARY 
Wideband amplifiers have many applications such as instrumentation, electronic 
warfare, television, pulsed radars and broad-band optical communication. For such 
applications, a distributed amplifier (DA) topology is often employed since it is not 
limited by the classical gain-bandwidth tradeoff of amplifiers. 
In a DA topology input and output capacitances of gain elements are incorporated 
into the artificial transmission lines. So that the capacitances of different cells are 
separated while their output currents can still be summed.  
In the last decade, Complementary Metal Oxide Semiconductor (CMOS) technology 
has become a serious alternative for realizing DAs as a result of continuous scaling 
in the technology. Also CMOS DAs have the advantages of low cost and integration 
ability with baseband circuits. 
The global objective of this thesis is to investigate design techniques for the CMOS 
DA, and to use these techniques to demonstrate a fully integrated DA using 0.35µm 
CMOS technology. To verify the theoretical investigations and simulation results, a 
single ended distributed amplifier was designed in 0.35µm CMOS technology and 
sent to the fabrication. The amplifier achieves 8±1 dB gain over 0.1-8 GHz band 
while drawing 18mA from 1.5V power supply. The total area of the amplifier is 
1.67x0.93 mm2. 
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1. INTRODUCTION 
Broadband amplifiers have many applications such as instrumentation, electronic 
warfare, television, pulsed radars, and broad-band optical communication. For such 
applications, a distributed amplifier (DA) topology is often employed since it is not 
limited by the classical gain-bandwidth tradeoff of amplifiers. 
Distributed amplifiers (DAs) have been widely used for realizing broadband 
amplifiers in high-speed GaAs MESFET technologies. Recently, DAs have also been 
realized in CMOS technology because of the advantages such as low cost and 
integration ability with baseband circuits. 
The distributed amplification concept was first proposed by Percival in 1937 [1], 
whereas the term “distributed amplifier” first pronounced in a paper by Ginzton et al 
in 1948 [2]. 
The basic distributed amplifier consists of a pair of transmission lines, called gate 
line and drain line, and transistors as shown in Figure 1.1. The gate line is 
periodically loaded by the MOSFET input capacitance and the drain line is 
periodically loaded by the MOSFET output capacitance. Also, both lines are 
terminated in their characteristic impedances at one end.  
 
 
Figure 1.1: A distributed amplifier realized with transmission lines 
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As the input signal travels on the gate line toward the gate termination Zg, each 
transistor is excited by the traveling wave and transfers the signal to the drain line. If 
the phase velocities on the gate and drain lines are equal then the currents from 
different stages arrive at the output in phase, therefore these currents are summed 
completely. On the other hand, the currents flowing toward the drain termination Zd, 
arrive out of phase and any remaining signal is absorbed by the drain-line 
termination. 
The transmission lines shown in Figure 1.1 can be approximated by lumped 
inductors and capacitors as shown in Figure 1.2. In this approach, the gate and drain 
capacitances of the transistors are absorbed into artificial transmission lines formed 
by lumped inductors and capacitors. An artificial transmission line has properties 
similar to that of real transmission line up to its cutoff frequency, fc. Thus, DA 
topology allows one to separate the parasitic capacitances of the gain stages while 
adding their output currents. To achieve good impedance matching over a very wide 
bandwidth, the characteristic impedances of the gate and drain lines are set equal to 
the source and load impedances, respectively. 
Furthermore, the gain-bandwidth of a DA is not limited by unity-gain frequency fT, 
of the transistor since the parasitic capacitances of the transistor are absorbed into the 
transmission lines or the LC ladder filter to become part of the passive network. 
Unlike cascaded amplifiers, where the gain of the each stage is multiplied, the gain 
of the DA is the sum of each stage gain. Thus, the gain is relatively low; however, 
the distributed capacitance allows the amplifier to achieve very wide bandwidths.  
 
 
 
Figure 1.2: A distributed amplifier realized with artificial transmission lines  
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1.1 Thesis objectives 
The global objective of this thesis is to investigate design techniques for the CMOS 
DA, and to use these techniques to demonstrate a fully integrated DA using a 
relatively old 0.35µm CMOS technology.  
A theoretical study is required which adequately describes the behavior of a 
distributed amplifier. Therefore, the second objective is to develop analytical 
expressions, which allow the design and optimization of DAs, and prediction of their 
performance such as gain, bandwidth and noise figure.  
One of the major drawbacks of the DA design in silicon based technologies is the 
lack of accurate active and passive device models which enable us to evaluate DA 
performance without much error. Thus, to present RF MOSFET and spiral inductor 
models which can be incorporated into DA design is another objective of this thesis. 
Experimental results are necessary to show the principle of distributed amplification. 
The final objective of this thesis is therefore to fabricate the designed DA using 
0.35µm CMOS process, and practically demonstrate its operating characteristic so 
that the predicted performance can be confirmed. 
1.2 Overview of previous work 
Some published reports of CMOS DAs are presented in Table 1.1 which will be 
discussed briefly in this section. In the table, bandwidth column (BW) refers to the 
range over which the gain is relatively constant within a certain margin. 
The first integrated CMOS DA was presented by Sullivan et al. [3]. Instead of on-
chip inductors they proposed to use low loss bond wires as inductors. Integrated in 
0.8µm CMOS technology, the amplifier achieved 5 dB gain and 3 GHz bandwidth. 
Ballweber et al. [4] realized a 4-stage CMOS DA using on-chip inductors in 0.6µm 
technology. This amplifier was designed with the help of a computer optimization 
routine and m-derived filter matching sections were employed before the line 
terminations. The amplifier presented 6.5dB gain from 0.5GHz to 4GHz. 
Ahn et al. [5] designed a differential 4-stage CMOS DA to get rid of the effects of 
interconnect, bond wire and package parasitics on the performance of the amplifier. 
Implemented in 0.6µm technology, this amplifier achieved a higher bandwidth than 
 4
its single ended version [4], however the gain reduced to 5.5dB, the noise figure 
increased more than 3 dB, chip area and power consumption increased twofold. 
Amaya et al. designed two single ended CMOS DAs [6, 7]. The first one was a 4 
stage cascode design in 0.35µm technology and it showed 20dB gain up to 3.5 GHz. 
The second design was realized in 0.18µm CMOS process and it presented 6 dB gain 
and 25 GHz bandwidth. This amplifier was also a 4 stage cascode design and 
coplanar waveguides were used as transmission lines instead of spiral inductors.  
Liu et al. also designed two single-ended 3-stage cascode CMOS DAs in 0.18µm 
technology [8, 9]. Both designs utilized m-derived matching sections and on-chip 
spiral inductors. The first one [8] achieved 10.6 dB gain and 14 GHz bandwidth 
whereas the second one [9] achieved 7.3 dB gain and 22 GHz bandwidth. 
Zhang et al [10] presented a low power 3-stage cascode DA implemented in 0.18µm 
CMOS technology. The amplifier dissipates 9 mW and operates with 1.3V supply 
voltage. This amplifier provides 8 dB gain and 4.2-6.2dB noise figure over 40MHz-
6.2 GHz band. 
Ker et al [11] showed two Electrostatic Discharge (ESD) protection schemes applied 
to the DA design in 0.25µm CMOS technology. The amplifier without ESD achieved 
5±1 dB gain over 1-11.4 GHz band while other amplifiers having different levels of 
ESD showed lower gain and bandwidth. 
1.3 Organization of Thesis 
Chapter 2 will deal with theory of distributed amplification. Background material for 
DA analysis will be provided first. Next, gain-bandwidth expression of an ideal DA 
will be calculated. Then, two different analysis of non-ideal DA will be presented. 
Also a detailed study of noise in DA will be given in Chapter 2. 
The aim of Chapter 3 will be to provide an understanding of the high frequency 
behavior of a MOSFET. The RF-MOSFET model used in this work will be 
explained in detail and the noise model of MOSFET will be presented in this chapter. 
In Chapter 4, a physical model for spiral inductors will be given and the results of the 
model will be compared with the measured inductor characteristics. 
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Chapter 5 will present the design procedure of CMOS DAs. Basic gain cell 
configurations are described and their performances are characterized theoretically. 
Two designed DAs will be explained in detail and their simulation results will be 
given. 
Finally, Chapter 6 is a review of the thesis and the conclusions will be given in this 
chapter.  
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Table 1.1: Overview of the previous publications 
Process BW (GHz) Gain (dB) fc (GHz) NF (dB) S11 (dB) S22 (dB) Power (mW) Area (mm2) Gain Cell Inductor Ref 
0.8µm 0.3-3 5±1.2 4.7 5.1 -6 -9 54 0.72x0.32 CS Bondwire [3] 
0.6µm 0.5-4 6.5±1.2 5.5 6.8 -7 -10 83.4 0.79 CS Spiral [4] 
0.6µm 1.5-7.5 5.5±1.5 8.5 8.7-13 -6 -9.5 216 1.3x2.2 Diff CS Spiral [5] 
0.35µm 0.5-3.5 20±1.5 5.5 1.5-3 -15 -15 86.7 0.95x1.8 CC Spiral [6] 
0.18µm 1-25 6±1 27 6 -10 -10 68.1 1.8-0.9 CC CPW [7] 
0.18µm 0.5-14 10.6±0.9 18 3.4-5.4 -11 -12 52 1x1.6 CC Spiral [8] 
0.18µm 0.6-22 7.3±0.8 24 4.3-6.1 -8 -9 52 0.9x1.5 CC Spiral [9] 
0.18µm 0.04-6.2 8±0.6 7.8 4.2-6.2 -16 -9 9 0.8x1.45 CC Spiral [10] 
0.25µm 1-11.4 5±1 16.7 4.4-5.6 -10 -15 - - CS Spiral [11] 
CPW: Coplanar Waveguide 
CS: Common-source, Diff: Differential, CC: Cascode 
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2. DISTRIBUTED AMPLIFICATION THEORY 
2.1 Definition of image impedance 
We begin with the definitions of the image impedances and voltage and current 
transfer functions for an arbitrary two port network; these results will be used in the 
analysis of the DAs in the following sections. 
For maximum power transfer in cascaded two-ports, each two-port should be 
terminated by appropriate impedances. This condition can be met by terminating the 
two-ports with their image impedances so that the impedance is the same when one 
looks into either direction of each port, as shown in Figure 2.1.  
 
Figure 2.1: Definition of images impedances of two-port network 
Image impedances for port 1 and port 2 are defined as [12], 
Zi1= input impedance at port 1 when port 2 is terminated by Zi2 
Zi2= input impedance at port 2 when port 1 is terminated by Zi1 
Image impedances can be given in terms of ABCD parameters as [13], 
CD
ABZi =1  (2.1) 
CA
DBZi =2  (2.2) 
If the network is symmetrical, then A=D and Zi1=Zi2=Z0. Z0 is known as the 
characteristic impedance of the two-port network. When terminated with its image 
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impedance, the voltage and current transfer functions can be expressed in terms of 
the two-port parameters as  
( )BCAD
A
D
V
V −=
1
2  (2.3) 
and 
( )BCAD
D
A
I
I −=
1
2   (2.4) 
The propagation factor, θ = θr + jθi is defined as  
BCAD
I
I
V
Ve −=






=−
1
2
1
2θ  (2.5) 
The voltage and current transfer characteristics can be rewritten as  
θ−= e
Z
Z
V
V
i
i
1
2
1
2  (2.6) 
and 
θ−= e
Z
Z
I
I
i
i
2
1
1
2  (2.7) 
2.2 Basic filter sections 
Figure 2.2 shows two elementary filter sections often used in DAs, known commonly 
as T-section (a) and π-section (b). These networks pass signals with frequencies 
below the cutoff frequency while attenuating signals with frequencies above the 
cutoff frequency. Therefore, they are called low-pass filter sections. 
 
Figure 2.2: Low pass filter sections, (a) T-section, (b) π-section 
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The image impedances of T- and π-sections are referred to as Z0T and Z0π, 
respectively. Using (2.1) and (2.5) leads to 



 −=


 −= 2
22
0 14
1
c
T C
LLC
C
LZ ω
ωω  (2.8) 
1
2
212
0 14
1
−−



 −=


 −=
cC
LLC
C
LZ ω
ωω
π  (2.9) 



 −=−= −− 2
2
1
2
2
1 21cosh
2
11cosh
cc ω
ω
ω
ωθ  (2.10) 
where LCc 2=ω  is the cutoff frequency. At the cutoff frequency, the image 
impedances go from real to imaginary, as shown in Figure 2.3. Since 2RZZ ooT =π , 
where R is real, the sections are known as constant-k sections. 
From Figure 2.3, we see that the image impedance of a constant-k filter changes with 
frequency significantly. Since the image impedance can not be realized by a finite 
number of elements, in practice line terminations are realized by a resistor [12]. As a 
result, impedance mismatch will considerably worsen the performance. This problem 
can be solved by changing the constant-k sections into m-derived sections. Figure 2.4 
shows a half section, which has a series arm with impedance equal to m times that of 
the prototype constant-k section, but has also the same image impedance Z0T. 
 
 
Figure 2.3: Frequency characteristics of low-pass filter sections, (a) T-section, (b) π-
section normalized to CLZ =)0(  
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Figure 2.4: Low pass m-derived half section 
The shunt arm is now made of an inductor and a capacitor in series, as shown. 
Accordingly its mid-shunt image impedance, given as Z0πm in Figure 2.4 is different 
from that of the constant-k prototype Z0π.  
22
2
0
2
0
1
1
c
m C
LZ ωω
ωω
π −
−=  (2.11) 
Here, 20 1 mc −= ωω . Equations (2.9) and (2.11) are plotted in Figure 2.5 for 
m=0.6, where Z0πm presents more uniform impedance over the passband (ω/ωc < 1) 
Z0π of the constant k prototype. Consequently, if an m-derived half section is 
employed as a buffer stage to match a resistive load to a constant-k filter, 
performance will be much better. 
 
Figure 2.5: Z0πm of an m-derived half section shown as the solid curve and Z0π of a 
constant-k section shown as the dashed curve 
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2.3 Ideal Distributed Amplifier Analysis 
In the following analysis, filter sections are assumed to be lossless and for the active 
devices the unilateral simplified small signal model of a common source (CS) 
MOSFET, shown in Figure 2.6, is used. In Figure 2.7, an N stage DA is shown for 
the general case. Each gate source capacitance and drain bulk capacitance is 
embedded symmetrically between L/2 inductors to form constant-k T-sections. Gate 
and drain artificial transmission lines are terminated by their image impedances so 
that no reflection occurs.  
 
Figure 2.6: Simplified small signal model of CS MOSFET 
Since the input capacitance Cgs is typically larger than the output capacitance Cjd, in 
order to keep the propagation constants and the characteristic impedances of the two 
lines equal additional capacitance (Cadd) is connected in parallel with Cjd. Thus, the 
total capacitance at the drain of a transistor is Cd = Cjd + Cadd. 
When simplified model of Figure 2.6 is used in Figure 2.7, the resulting circuit 
schematic of the gate and drain lines are shown in Figure 2.8. Since the unilateral 
model is used, the two lines are coupled only through the device transconductance. 
From (2.6) the voltage at the kth gate node of the input line can written as  
gk
g
T
g
ingk eZ
ZVV
θπ 

 −−= 2
1
0
0  (2.12) 
 
Figure 2.7: Schematic of N-stage DA  
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Figure 2.8: A DA with lossless sections and unilateral transistor model,                  
(a) Drain line (b) Gate line 
where θg is the propagation factor of the gate line and ½ term is due to the half 
section between the input and gate node of the first transistor. 
This voltage produces a current of 
gkmdk VgI −=  (2.13) 
at the kth drain node on the output line. Substituting (2.12) into (2.13), we get  
gk
g
T
g
inmdk eZ
ZVgI
θπ 

 −−−= 2
1
0
0
 (2.14) 
Since each transistor sees equal impedances in both directions, only half of this 
current travels toward the right hand drain load. Then, using (2.7), the total current at 
the right hand drain load can be written as 
∑
=


 +−−
−−
−


 −−

 −−
=



 ++++=
N
k
kN
d
T
d
dk
dNNd
N
d
N
dd
T
d
R
out
d
dddd
e
Z
ZI
eIeIeIeI
Z
ZI
1
2
1
0
0
2
1
2
3
)1(
2
3
2
2
1
1
0
0
2
1
...
2
1
θπ
θθθθπ
 
 (2.15) 
where θd is the propagation factor of the output line and ½ term due to the half 
section between the output and drain node of the last transistor. Substituting (2.14) 
into (2.15) and rearranging the terms, we get 
( ) ( )∑
=
−−−−=
N
k
kN
d
T
d
g
T
g
inm
R
out
dgdgd eee
Z
Z
Z
ZVgI
1
2
1
0
0
0
0
2
1 θθθθθππ  (2.16) 
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For maximum gain-bandwidth, propagation constants of gate and drain line should 
be equal, θθθ == dg . Also using the (2.8) and (2.9) for characteristic impedances 
of gate and drain lines, the right hand drain load current becomes 
( ) NeVgI NcinmRout θωω −−−= 2212  (2.17) 
And the right hand drain load voltage is calculated as 
( ) θωω Nddcinm
d
T
R
out
R
out eC
LNVgZIV −−−== 220 12  (2.18) 
The forward voltage gain is defined as  
( ) 212 022 πθωω NZgAeCLNgVVA mforNddcmin
R
out
for =→−−==
−
 (2.19) 
Thus, without any loss mechanism, the voltage gain of the DA can be increased 
infinitely by increasing the number of stages without any bandwidth reduction 
(N→∞, AF→∞). However, the increased gain-bandwidth of the distributed amplifier 
results in larger time delay between its input and output. Another observation is that 
the gain exhibits a rapid increase as the frequency comes close to the cutoff 
frequency. 
Usually, a distributed amplifier is specified by its power gain. Recalling that Vin is 
equal to 2SV  for a matched line, the power available from the generator is  
g
T
S
g
T
in
in Z
V
Z
V
P
0
2
0
2
82
1 ==  (2.20) 
and the power dissipated in the right-hand drain load dTZ0 is  
d
T
R
outout ZIP 0
2
2
1=  (2.21) 
Substituting RoutI  from (2.17) into (2.21), we obtain 
( ) doTc
mS
out Z
NgVP 222
222
132 ωω−=  (2.22) 
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So that forward available gain is given by the expression  
( ) 414
22
222
22 g
o
d
omg
oT
d
oT
c
m
in
out
for
ZZNgZZNg
P
PG ππωω =−==  (2.23) 
On the other hand, waves propagating to the left leads to a current flow in the left 
hand drain termination. This current can be expressed as 
∑
=


 −−=
N
k
k
d
T
d
dk
L
out
d
e
Z
ZII
1
2
1
0
0
2
1 θπ
 (2.24) 
Substituting (2.14) into (2.24), we get, 
( ) ( )∑
=
+−+−=
N
k
k
d
T
d
g
T
g
inm
L
out
dgdg ee
Z
Z
Z
ZVgI
1
2
1
0
0
0
0
2
1 θθθθππ  (2.25) 
For maximum gain, θθθ == dg   
( ) ∑= −−−=
N
k
k
c
inmL
out ee
VgI
1
2
2212
θθ
ωω  (2.26a) 
( ) ( )( )θθωω θ sinhsinh12 22 NeVgI NcinmLout −−−=  (2.26b) 
The voltage at the left hand drain termination and the reverse voltage gain are readily 
calculated as, 
d
T
L
out
L
out ZIV 0= = ( ) ( )( )θθωω θ sinhsinh12 22 NeCLVg Nddcinm
−
−−  (2.27) 
( ) ( )( )θθωω θ sinhsinh12 22 NeCLgVVA Nddcmin
L
out
rev
−
−−==  (2.28) 
For lossless case θ is purely imaginary, βθ j= , then the power dissipated in the left-
hand drain load dTZ0  is 
( ) ( )( ) dTc
mSd
T
L
outout Z
NgVZIP 0
2
222
22
0
2
sin
sin
1322
1 


−== β
β
ωω  (2.29) 
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Finally, the reverse power gain is 
( ) ( )( ) ( )( )
222
222
2
sin
sin
4sin
sin
14 

=


−== β
β
β
β
ωω
ππ NZZgZZNg
P
PG
g
o
d
omg
oT
d
oT
c
m
in
out
rev  (2.30) 
Figure 2.9 shows the ratio of the reverse gain to the forward gain. It is clear that the 
reverse gain of a DA is high at low frequencies. However, as the frequency increases, 
the reverse gain starts to decrease and becomes negligible. Also, this ratio is 
inversely proportional to number of stages (N). 
 
Figure 2.9: Normalised reverse gain to forward gain 
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2.4 Noise figure of DA 
Generally, DAs have not been preferred in low-noise amplifier (LNA) applications 
because of their high power consumption and high noise figure. This is because in a 
DA design the aim is usually the highest gain-bandwidth product possible, which 
results in a non-optimal overall performance when used as an LNA. Furthermore, it 
is often considered that noise of the gate line termination resistor increases the noise 
figure of the DA considerably. However, the reverse power gain, given by (2.30), of 
the DA is small at the midband of the amplifier, so that the noise of the gate 
termination resistor is significantly isolated from the output. As a result, the noise 
figure (NF) is limited by a 3-dB noise floor only at very low and very high 
frequencies [10]. 
The noise performance of a system is expressed by its noise factor. The noise factor 
is a measure of the degradation in the signal-to-noise ratio as the signal passes 
through a system.  
The noise factor is defined as 
sourceinputtoduenoiseoutput
powernoiseoutputTotalF =  (2.31) 
The noise figure (NF) is an equivalent representation in dB of the noise factor, that is, 
NF = 10log(F) (2.32) 
 
Figure 2.10 shows the equivalent circuit of DA for noise analysis. From Figure 2.10, 
noise sources can be identified as 
• Noise from the source impedance 
• Noise from the gate line termination impedance 
• Noise from the drain line termination impedance 
• Noise of N MOSFETs 
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Figure 2.10: Small signal model for noise figure analysis 
According to the noise-factor definition (2.31), we need to calculate individual noise 
powers dissipated in the load. 
1) The noise power available from the source impedance, ,0gZ π at the standard 
temperature is kT0∆f, where k is Boltzmann’s constant (~1.38x10-23 J/K), T0 is 290K 
(Kelvin), and ∆f is the noise bandwidth in hertz. The noise power dissipated in the 
output is GFkT0∆f, where GF is defined by (2.23). Thus, noise power at the output 
due to source impedance is given by,  
4
22
0,
g
o
d
om
Rsn
ZZNgfkTP ππ∆=  (2.33) 
2) The noise power available from the gate termination gZ π0  is kT0∆f. The noise 
power dissipated in the right-hand drain load is GRkT0∆f, where GR is defined by 
(2.30). Thus, noise power at the output due to gate termination impedance is given by,  
( )
( )
22
0, sin
sin
4 

∆= β
βππ NZZgfkTP
g
o
d
om
Rgn  (2.34) 
3) The noise power available from the left-hand drain termination ( dZ π0 ) is kT0∆f. If 
the drain line is lossless, this noise power is exactly dissipated at the output. 
Pn,Rd =kT0∆f (2.35) 
4) To be able to find the noise associated with each of the N MOSFETs at the output, 
we need to find the noise power coming from an arbitrary stage first. Then, we can 
sum this power over N, since noise of MOSFET is uncorrelated with its neighbors 
[14]. 
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Consider the gate noise igr of rth stage, where igr is used to represent the rms value 
2
gri . Assuming the line is matched at both ends, half of this current travels to the 
left direction and other half travels to the right direction. Thus, it is amplified by the 
following stages (i.e. (r+1)th, (r+2)th, …, Nth stages) by forward amplification and 
by the preceding stages (i.e. (r-1)th, (r-2)th, …,1st stages) by reverse amplification. 
Noise powers associated with these two paths should be calculated first, and then 
these powers should be summed together with the noise power coming from the 
drain noise current idr, by taking into account the correlation between igr and idr. 
The current ( )rI forout  through the output load due to forward amplification of igr is 
given by 
( ) ( ){ } 211 ...21)( dddd jjNrnjrrnjrforout eeIeIeIrI ββββ −−−++−− +++=  (2.36) 
where Ir, Ir+1, etc., are the noise currents at the drain taps of the rth, (r+ l)th, etc., 
stages, respectively. 
g
grmr ZigI π02
1=  (2.37a) 
gjg
grmr eZigI
β
π
−
+ = 01 2
1  (2.37b) 
( ) grNjg
grmN eZigI
β
π
−−= 02
1  (2.37c) 
Substituting (2.37) into (2.36), we get 
( ) ( ) ( ){ } 210 ...41)( dgdgdd jrNjjjrNjrNjggrmforout eeeeeeZigrI ββββββπ −−−−−−+−− +++=  (2.38) 
For maximum gain, phase velocities should be equal, βg = βd = β 
( ) ( ) 210 14
1)( ββπ
jrNjg
grm
for
out eerNZigrI
+−−+−=  (2.39) 
The current ( )rI revout  through the output load as a result of reverse amplification of igr 
is given by 
( ) ( ){ } 23221 ...21)( dddd jjNNrNjrrNjrrevout eeIeIeIrI ββββ −+−−−+−−− +++=  (2.40) 
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where Ir-1, Ir-2, etc., are the respective noise currents at the drain taps of the (r-1)th,  
(r-2)th, etc., stages, given as, 
gjg
grmr eZigI
β
π
−
− = 01 2
1  (2.41a) 
gjg
grmr eZigI
β
π
2
02 2
1 −
− =  (2.41b) 
( ) grjg
grm eZigI
β
π
1
01 2
1 −−=  (2.41c) 
Substituting (2.41) into (2.40), we get 
( ) ( ) ( ) ( )( ){ } 21210 ...41)( dgdgdgdd jrjjjrNjggrmrevout eeeeeZigrI ββββββββπ +−−+−+−+−− +++=  (2.42) 
For maximum gain, βg = βd = β; after some algebraic manipulations, we find  
( ) ( )( )( ) 210 sin
1sin
4
1)( ββπ β
β jNjg
grm
rev
out e
reZigrI −= +−  (2.43) 
The total current in the drain load due to the rth stage gate noise current Iout(r) is 
obtained by combining forward and reverse amplification equations as two vectors to 
give  
( ) ( )( )( )
( ) ( )( ) ( )
( ) 




 −+−+

 −++−

= β
ββ
β
β
π sin
cos1sin12
sin
1sin1
4
1)(
2
2
2
0
2 rrrNrrNZigrI ggrmout
 (2.44) 
Since the drain noise current idr sees equal impedances in both directions, the current 
through the output load because of the rth stage drain noise current is given by 
½idr .To combine this with Iout(r), we have to take into account the partial correlation 
between igr and idr. However, for simplicity we first neglect the correlation, analysis 
considering the correlation will be given later in this section. 
Since we neglect the correlation, the total power dissipated in the output load due to 
gate and drain noise currents is obtained by combining (2.43) with (½idr)2. As a result, 
the output noise power due to the rth stage is 
( ) dTdggrmout ZirfZigrP 0
22
0 2
1,
4
1)( 




 

+

= βπ  (2.45) 
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where 
( ) ( ) ( )( )( )
( ) ( )( ) ( )
( )β
ββ
β
ββ
sin
cos1sin12
sin
1sin1,
2
2 rrrNrrNrf −+−+

 −++−=  (2.46) 
Noise contribution from N MOSFETs can be obtained by summing (2.45) over N 
since noise from one transistor is uncorrelated with that from its neighbors. The 
summed noise power is given by the expression 
( ) dTdN
r
g
grm
tot
out ZNirfZigP 0
2
1
2
0 4
1,
4
1





 +

= ∑
=
βπ  (2.47) 
Substituting drain and gate noise current equations of a MOSFET into (2.47) gives 
( )
( ) dTdN
rd
gsg
m
d
Td
N
r
g
gm
tot
out
ZgNrf
g
C
ZgfkT
ZgfkTNrfZgfkTgP
00
10
222
00
000
1
2
00
4
1,
54
14
4
4
1,4
4
1





 +

∆=





 ∆+

 ∆=
∑
∑
=
=
γβδω
γβδ
π
π
 (2.48) 
Now we have all the information to calculate the noise factor, using (2.33), (2.34), 
(2.35) and (2.48) in (2.31), we can express the noise factor as  
( )
( )
( )
4
4
1,
54
14
4
sin
sin
44
22
0
00
10
222
00
22
0
0
22
0
22
0
g
o
d
om
d
Td
N
rd
gsg
m
g
o
d
om
g
o
d
om
g
o
d
om
ZZNgfkT
ZgNrf
g
C
ZgfkT
ZZNgfkT
fkTNZZgfkTZZNgfkT
F
ππ
π
ππ
ππππ
γβδω
β
β
∆





 +

∆
+
∆
∆+

∆+∆
=
∑
=
 (2.49) 
(2.49) can be expressed in a more readable way as 
( )
gd
m
d
Td
d
N
r
g
Tgs
dg
m ZZNg
Zg
gN
rfZC
ZZgNN
NF
ππππ
γβδω
β
β
00
2
00
0
2
1
0
22
00
22
2
4
5
,
4
sin
sin1 +++

+=
∑
=  (2.50) 
We can further simplify (2.50) since 
( ) ( ) 31, 3
1
2
1
NrNrf
N
r
N
r
≈+−≈∑∑
==
β  (for large N) 
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Finally noise factor equation for the simplified case becomes 
gd
m
d
Td
d
g
Tgs
dg
m
simp ZZNg
Zg
g
NZC
ZZgNN
NF
ππππ
γδω
β
β
00
2
00
0
0
22
00
22
2
4
15
4
sin
sin1 +++

+=  (2.51) 
In the foregoing analysis, correlation between the gate induced noise and drain 
thermal noise was neglected. The following analysis calculates the noise factor by 
taking the correlation into account. This can be accomplished by summing the noise 
currents of different sources at the output instead of summing the noise powers as we 
have done so far. Then we can include the correlation when we calculate the total 
output noise power [15].  
For convenience, (2.39) and (2.43) are rewritten below 
( ) β
π


 +−−+−= 2
1
04
1 rNjg
grm
for
out eZig
rNI  (2.52) 
( )( ) ( )ββ
π β
β 121
0 sin
1sin
4
1 −

 −+−−= rjrNjggrmrevout eerZigI  (2.53) 
Then, the total output noise current due to the gate noise of rth stage MOSFET is 
( ) ( ) ( )( ) ( ) 

 −++−=
+=
−−

 −+− βββ
π β
β 11221
0 sin
1sin1
4
1 rjrjrNjg
grm
rev
out
for
out
gr
out
ererNeZig
III
 (2.54) 
To simplify the analysis, we group the real and imaginary terms in the parenthesis as 
( ) ( )[ ]βββπ ,,4
1 2
1
0 rjBrAeZigI
rNj
g
grm
gr
out +=


 −+−
 (2.55) 
where 
( ) ( ) ( )( ) ( )( ) ( )( )ββ
βββ 1cos
sin
1sin12cos1, −−+−+−= rrrrNrA  (2.56) 
( ) ( ) ( )( ) ( )( ) ( )( )ββ
βββ 1sin
sin
1sin12sin1, −−+−+−= rrrrNrB  (2.57) 
The total noise current at the output due to the drain noise of the rth stage is  
β

 +−−= 2
1
2
1 rNj
dr
dr
out eiI  (2.58) 
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Thus, the total output noise current due to the transistor of the rth stage is 
( ) ( )[ ] ββπ ββ 

 +−−

 −+− ++=+= 2
1
2
1
0 2
1,,
4
1)(
rNj
dr
rNj
g
grm
dr
out
gr
outout eirjBrAeZigIIrI  (2.59) 
From which the absolute value is calculated to find the noise power as  
( ) ( )[ ]
( ) ( )[ ] 




 ++
++

=


 +−

 −+− ββ
π
π
ββ
ββ
2
1
*2
1
0
222
2
0
2
2
1,,
4
1Re2
4
1,,
4
1)(
rNj
dr
rNj
g
grm
dr
g
grmout
eirjBrAeZig
irBrAZigrI
 (2.60) 
Since 
22*
gddrgr iijcii = , (2.60) can be rewritten as 
( ) ( )[ ]
( ) ( ) ( ) ( )[ ]ββββ
ββ
π
π
12cos,12sin,
4
1
4
1,,
4
1)(
22
0
222
2
0
2
−−−+
++

=
rrBrrAiicZg
irBrAZigrI
gd
g
m
dr
g
grmout
 (2.61) 
The total output noise power density of all transistors is  
( ) ( )[ ]
( ) ( ) ( ) ( )[ ]
d
TN
r
gd
g
m
dr
N
r
g
grmN
r
d
Tout Z
rrBrrAiicZg
NirBrAZig
ZrI 0
1
22
0
2
1
22
2
0
1
0
2
12cos,12sin,
4
1
4
1,,
4
1
)(






−−−
+++


=
∑
∑∑
=
=
= ββββ
ββ
π
π
 (2.62) 
Again using the definition of noise factor, we get 
( ) ( )[ ]
( ) ( ) ( ) ( )[ ]
d
m
N
r
gs
d
T
dg
m
d
Td
d
n
r
g
Tgs
dg
m
ZgN
rrBrrACcZ
ZZNg
Zg
gN
rBrAZC
ZZgNN
NF
πππ
ππ
ββββγδωγ
ββδω
β
β
0
2
1
22
0
00
2
00
0
2
1
22
0
22
00
22
2
12cos,12sin,5/4
4
5
,,
4
sin
sin1
∑
∑
=
=
−−−
++
+
++

+=
 (2.63) 
where  
( ) ( )[ ] ( )( )
( )( ) ( )( )
ββ
ββ
ββ
ββββ
2cos44cos3
12cos12cos
2cos44cos33
2cos84cos9
3
,,
3
1
22
−+
−−++
−+
−−+=+∑
=
NN
NNrBrA
N
r  (2.64) 
( ) ( ) ( ) ( )[ ] ( ) ( ) ( )( )ββ
ββββββββ
3sinsin32
12cos12cos3coscos12cos,12sin,
1 −
−−++−=−−−∑
=
NNNrrBrrA
N
r
 (2.65) 
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In Figure 2.11, noise figure is plotted from (2.63) for different N values. We can see 
that there is an optimum for the number of stages (N) at a particular frequency. 
Figure 2.12 compares the NF equations, (2.50), (2.51) and (2.63), namely the noise 
figure without correlation, simplified noise figure without correlation and noise 
figure with correlation, respectively. We see that the difference is so small that 
simplified NF equation of (2.51) can be used for all purposes. 
 
Figure 2.11: Noise figure vs. N (gm =40 mS, γ=4/3, δ=8/3, Lg=Ld=2nH, Cg=Cd=800fF) 
 
Figure 2.12: Noise figure with different formulas (N=3, gm =40 mS, γ=4/3, δ=8/3, 
Lg=Ld=2nH, Cg=Cd=800fF) 
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In (2.63) each term represents a different noise contributor, namely, the source 
impedance, gate termination impedance, drain termination impedance, gate noise 
current, drain noise current and correlation term. So the total noise factor is the sum 
of all the contributors  
corrnidnignRdnRgnRsntotal FFFFFFF ,,,,,, +++++=  (2.66) 
In Figure 2.13, each noise contributor and total noise factor is plotted versus 
frequency. In the low frequency region the noise term of the gate termination 
impedance is high, but this term vanishes as the frequency increases. This is because 
the reverse power gain is high in the low and high frequency regions, but it is small 
in the midband. For the middle frequency region the drain thermal noise current is 
dominant, however the gate noise current increases with frequency and at some point 
it exceeds the drain noise term and becomes the dominant term. Drain termination 
noise is constant over frequency but its effect on the noise factor is small. Finally, the 
correlation term is very small which explains the little difference between the NF 
curves shown in Figure 2.12 . Since the drain thermal noise is dominant in the 
passband, the noise factor can be estimated as [14] 
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idn ZZNg
ZgFF
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00
2
00
,
41+=≈  (2.67) 
 
Figure 2.13: Noise factor contributors (gm =40 mS, gd0 = 40 mS, γ=4/3, δ=8/3, Lg=Ld=2nH, 
Cg=Cd=800fF) 
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2.5 DA analysis with gate and drain losses 
The analysis presented in the previous section is crucial to become familiar with the 
operation of the DA. However, since the all of the loss mechanisms was neglected, 
resulting equations fail to evaluate the bandwidth of the amplifier. For this reason, 
we need to include the losses associated with the transistors in the analysis, as they 
are the primary loss sources in a typical design. 
A simplified small signal model of a common source MOSFET is shown in Figure 
2.14. Rg is the effective input resistance, Cgs, is the gate-to-source capacitance, gm is 
the transconductance, gds and Cjd are the output conductance and capacitance, 
respectively.  
By replacing the MOSFETs in Figure 2.7 with the equivalent circuit of Figure 2.14, 
we arrive at the equivalent circuits of the gate and drain transmission lines as shown 
in Figure 2.15.  
With the help of (2.12), the voltage across Cgs of the k th transistor, Vgk, can be 
expressed in terms of the input voltage as  
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where θg = Ag + jΦg is the propagation factor, on the gate line. Ag and Φg are the 
attenuation and phase shift per section on the gate line. ωg = 1/RgCgs is the gate 
radian cutoff frequency and ( )gg ωωφ 1tan−=  
 
 
 
Figure 2.14: Simplified unilateral small signal model with input and output 
resistances 
 
 26
 
Figure 2.15: Small signal model of DA with input and output resistances of 
MOSFETs included, (a) Drain line (b) Gate line 
From (2.16), the current delivered to the load is given by 
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where N is the number of sections and θd= Ad+jΦd is the propagation factor on the 
drain line. Ad and Φd are the attenuation and phase shift per section on the drain line. 
For maximum gain, the phase velocities of the two lines should be equal, Φg= Φd = 
Φ. Thus, RoutI can be expressed as 
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After some algebraic manipulations, we have 
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The output voltage is  
d
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The forward voltage gain is defined as  
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If we take the derivative of (2.73) with respect to N and equalize the result to zero, 
we find the N that maximizes the gain for a given frequency as [16]  
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Therefore, for a particular frequency, there is an optimum for the number of stages 
beyond which the gain of a distributed amplifier cannot be increased by adding new 
stages. This is because as the number of transistors is increased, the attenuation on 
the gate line also increases so the newly added devices receive less energy from the 
gate line. Moreover, the attenuation on the drain line also increases with number of 
transistors, so the new transistor attenuates the signal coming from previous stages. 
As a result, the new transistor not only produces less energy but also attenuates the 
output signal. Accordingly the gain of the amplifier starts to decrease with further 
addition of devices [16]. 
The power gain of the amplifier is calculated with the help of (2.20) and (2.22) as 
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It is important to investigate the effects of drain and gate line attenuation on the 
frequency response of the amplifier. When attenuation per section is small, the 
following expressions for attenuation on gate and drain lines are used [16] 
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where Xk = ω/ωc is the normalized frequency, gsgg CR1=ω is gate radian cutoff 
frequency and jddsd CR1=ω is drain cutoff frequency of the transistors. 
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The attenuation of the gate and the drain lines versus frequency are shown in Figure 
2.16. Obviously, as the frequency increases, the gate line attenuation increases more 
rapidly than the drain line attenuation. Thus, the bandwidth of the amplifier is mainly 
determined by gate line attenuation. Also, the low frequency gain is controlled by Ad 
since in low frequency region Ag is zero whereas Ad is not.  
 
Figure 2.16: Gate and Drain line attenuations vs. frequency 
In [16], an approximate expression for the maximum gain-bandwidth product was 
derived as 
max10 8.0 ffA dB ≈  (2.78) 
where A0 is the low frequency gain, f1dB is the frequency where the gain A0 drops by 
1 dB and fmax is the maximum frequency of oscillation of the transistors. 
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2.6 Complete DA analysis 
The analysis presented in the previous section considers the losses associated with 
the gate and drain of the transistors. Yet it is incapable of evaluating the performance 
of an integrated design. Therefore, for a more realistic analysis: 
• Unilateral simplified device models should be changed with more accurate 
bilateral models 
• Losses associated with other sources such as inductors should be considered 
since the high quality inductors are not available in CMOS technologies 
• Image impedance match condition at the termination points of the lines 
should be removed, since the actual termination is realized with a resistor. 
The following analysis [17] may be used to correct the deficiencies of the previous 
analysis. Figure 2.17a shows the elementary circuit of a DA. The transistor can be 
replaced by its two-port y-parameter representation as shown in Figure 2.17b. 
 
Figure 2.17: (a) Elementary circuit of DA, (b) transistor replaced with y-parameters 
From Figure 2.17, the voltages and currents of the 4-port network can be determined 
with the matrix equation as,  








−
−=








−
−
−
−
GK
GK
DK
DK
1GK
1GK
1DK
1DK
I
V
I
V
A
I
V
I
V
 (2.79) 
 30
Here the matrix [A] is defined as,  
121 AAAA =  (2.80) 
where A2 represents the transistor together with YG and YD admittances, and A1 
represents the ZD and ZG on either side of the transistor. Hence, 
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Consider a 2-stage DA as shown in Figure 2.18 from which we can calculate the 
forward gain and input impedance of the N-section DA. Formulating the boundary 
conditions in accordance with the currents and voltages chosen in Figure 2.18, we 
obtain 
000 =+ DDD IRV   (2.83) 
022 =+ GGG IRV  (2.84) 
022 =+ DDD IRV  (2.85) 
 
 
Figure 2.18: Circuit used for the calculation of forward gain and input impedance 
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Hence, cascading N stages and terminating the lines with RG and RD yield the matrix 
equation 
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where for arbitrary sections, 
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and for identical sections, 
nAX =  (2.88) 
(2.86) can be simplified as, 
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From (2.89) the forward voltage gain can be determined as  
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and the input impedance is readily calculated as 
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For calculation of reverse gain and output impedance, the circuit must be driven from 
the output port as shown in Figure 2.19. 
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Figure 2.19: Circuit used for the calculation of reverse gain and output impedance 
The analysis steps are the same as in the forward case except that A2 of (2.80), 
should be changed as, 
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Thus, the reverse voltage gain and output impedance equations are the same as (2.91) 
and (2.92). However, note that since A2 is different, the result will not be same. 
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Although, the analysis presented in this section does not give us closed form 
expressions like the previous analysis. It has several advantages such as:  
• Since the transistors are represented by y-parameters, all of the parasitics can 
be included in the analysis. 
• Also the inductor losses can be incorporated into ZG, ZD, YG and YD. Chapter 
4 presents a spiral inductor model which can be used for this purpose. 
• Finally, since the terminations are realized with resistors, the effect of non-
ideal termination of lines can be seen. 
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Figure 2.20: Comparison of gain equations (Cg=Cd=400fF, Cgd =50 fF,    Lg = Ld 
=1nH, gm =40mS, Rg =8 Ω, Rds=500 Ω) 
Gain equations (2.19), (2.73) and (2.91) are compared in Figure 2.20. It is obvious 
that the analysis presented in this section is valuable and mandatory  
Once the forward and reverse gain, input and output impedance are calculated, they 
can be transformed into S-parameters [18]. For the setup shown in Figure 2.21a, S11 
and S21 can be expressed as, 
11
11
11
O
O
ZZ
ZZS +
−=  (2.96) 
1
2
2
1
21
2
SO
O
V
V
Z
Z
S =  (2.97) 
If the excitation is placed at port 2 and port 1 is terminated in its normalizing 
impedance ZO1 as shown in Figure 2.21b, then 
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Figure 2.21: (a) Calculation of S11 and S21, (b) Calculation of S22 and S12 
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3. RF MOSFET MODELING 
BSIM3 (3rd version of Berkeley Short-channel IGFET Model) is the industry 
standard for CMOS transistor modeling. BSIM3 models DC input-output curves and 
intrinsic capacitances accurately up to several hundred MHz. However, above 1-GHz 
the extrinsic components become as important as the intrinsic components. Therefore, 
an RF model that models the device behavior up to 10-GHz is necessary for the DA 
design. 
The MOSFET model used in this work is based on the BSIM3v3, which is the third 
version of the third-generation BSIM. However, the model does not include several 
extrinsic components which affect the high frequency device behavior seriously. One 
of these components is the gate resistance RG, which significantly changes the input 
admittance at RF. As explained in section 2.5, the gate line attenuation of a DA is 
mainly due to the gate resistance and it determines the amplifier performance at high 
frequencies. Also, the thermal noise generated by the gate resistance degrades the 
noise figure. Consequently, the gate resistance should be included in the model in 
order to evaluate the bandwidth and the noise figure of the DA correctly. 
Another important extrinsic component that BSIM3v3 does not model is the 
substrate resistance. Depending on its value the substrate resistance may lower the 
output resistance considerably. Thus, the substrate resistance should also be modeled. 
BSIM3v3 models the drain and the source intrinsic resistances. However, these 
resistances are embedded in the model and they only used to calculate the DC 
voltage drop across them. So they must be modeled outside the BSIM3v3 model to 
make them visible in AC simulation [19]. 
3.1 Equivalent Circuit Representation of MOS Transistor 
In Figure 3.1, cross section of an NMOS is shown together with its parasitic elements 
which are gate resistance Rg, source series resistance Rs, drain series resistance Rd, 
gate-source overlap capacitance Cgso, gate-drain overlap capacitance Cgdo, gate-bulk 
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overlap capacitance Cgbo, source-bulk junction diode Dsb, drain-bulk junction diode 
Ddb, and substrate resistances Rsb, Rdb, and Rdsb. These elements are referred as the 
extrinsic part of MOSFET. The remaining part of the transistor without parasitics is 
called the intrinsic part. 
 
Figure 3.1: Cross section of a MOSFET with parasitics 
Figure 3.2 shows the compact model used to model the transistor at RF. The intrinsic 
transistor is represented by NMOS, which is modeled by BSIM3v3, and the extrinsic 
elements are added so as to increase the accuracy at RF. The overlap capacitances are 
included in the core BSIM3v3 model so they are not added to the compact model. 
Also if a transistor with large number of fingers is used in the design, Rdsb can be 
neglected since it becomes very small compared to Rsb and Rdb [19]. So it is not 
included in the compact model. The intrinsic source and drain resistances are pulled 
out of the intrinsic model and added outside of the intrinsic model to make them 
visible in the AC analysis. Also drain and source diodes are added outside of the 
intrinsic model since substrate resistances are in series with them.  
 
Figure 3.2: RF MOSFET model used in the design 
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Finally, the gate resistance is modeled as a single resistor in series with the gate of 
intrinsic device. 
With added parasitic components at the gate, at the source, at the drain, and at the 
substrate, this model can reasonably well predict the high frequency AC small-signal 
characteristics of short-channel (<0.5µm) devices up to 10 GHz. 
3.1.1 High-frequency modeling of gate resistance 
Figure 3.3 shows a simple cross section of a MOSFET where the polysilicon gate 
resistance and the channel resistance are distributed along the channel. The effective 
gate resistance RG seen looking into the gate is composed of two parts: 
nqsGpolyGG RRR ,, +=  (3.1) 
where RG,poly is the distributed gate electrode resistance due to the polysilicon gate 
material and RG,nqs is the Non-quasi-static (NQS) distributed channel resistance seen 
from the gate [20]. The polysilicon gate resistance is expressed as 
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where RGsh (typically ~8Ω/□) is the gate polysilicon sheet resistance, Wf is the 
channel width per finger, Lf is the channel length, Nf is the number of fingers, and 
Wext is the extension of the polysilicon gate over the active region. α is 3 if gate 
fingers are connected only at one end or α is 12 if gate fingers are connected at both 
ends. So this resistance can be made negligible by employing transistors with large 
number of fingers and connecting the gates at both ends. 
 
 
Figure 3.3: Determination of gate resistance 
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NQS effect occurs when channel charge can not respond to the signal applied to the 
gate immediately. This effect can be modeled by distributing the channel resistance 
This distributed resistance in the channel or NQS effect will cause an increase in the 
effective gate resistance.  
Efficient and accurate modeling of the NQS effect in MOSFETs is very challenging. 
However, the following simple expression can be used to obtain the RG,nqs 
approximately in the strong inversion regime [20]: 
m
nqsG G
R β≅,  (3.3) 
where Gm is the transconductance of the device and β is a fitting parameter with a 
typical value around 0.2. 
3.1.2 High frequency behavior and modeling of substrate resistance 
The substrate resistance mainly affects the output admittance of a MOSFET at RF. 
Figure 3.4 shows a CS MOSFET small signal model. For the sake of simplicity, the 
gate resistance Rg can be neglected as long as ωRgCgd << 1. Then, Rout and Cout can 
be expressed as 
222
22
1
11
subdjd
subdjd
oout RC
RC
RR ω
ω
++=  (3.4) 
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At low frequencies, oout RR ≈  and gdjdout CCC +=  
 
 
Figure 3.4: Small signal model for the calculation of output resistance with Rsubd 
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As the frequency increases, 
Rout → Ro || Rsubd and Cout → Cgd 
As a result, Rout lowers from Ro to Ro || Rsubd and Cout from (Cjd+Cgd) to Cgd. 
The reduction of output resistance leads to the reduction of device power gain in 
other words fmax of transistor. Also as the output resistance becomes comparable with 
the drain line characteristic impedance, output matching and gain of DA significantly 
degrade. 
It is necessary to examine the effect of Rsubd on Rout and Cout. Figure 3.5 shows the 
change of Rout and Cout versus frequency as function of Rsubd. The decrease of Rout is 
less serious for small and large Rsubd values. However, if Rsubd is comparable to Rout, 
then the worst situation occurs. Since in a typical layout substrate contacts are placed 
close to the transistor so as to reduce the substrate coupling and substrate noise, Rsubd 
can not be larger than Rout. Thus, it is better to minimize Rsubd. This can be achieved 
by placing substrate contacts as close to the transistor as the layout rules allow [21]. 
 
 
Figure 3.5: Effect of substrate resistance on the output resistance and output 
capacitance 
Analytic calculation of Rsub is difficult since in a typical layout there are multiple 
substrate contacts surrounding the transistor, which causes three dimensional 
substrate current flow. However, analytical expressions for a specific substrate 
contact placement can be found in [19]. 
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3.2 Noise Sources in a MOSFET 
In MOSFETs, the most important noise sources are thermal noise and flicker noise. 
Thermal noise of the channel is the dominant of all thermal noise sources and is 
important for all the frequencies due to its white spectral density characteristics. 
Although flicker noise is often considered as a low frequency noise source, the effect 
of flicker noise is important in frequency converting RF circuits such as mixers and 
oscillators. Induced gate noise is due to the capacitive coupling of the channel 
thermal noise, and therefore it is mostly observed in high frequencies. 
3.2.1 Thermal Noise Modeling 
The channel thermal noise comes from the random thermal movements of the 
carriers in the channel of the device. The channel thermal noise model based on the 
output conductance was first proposed by van der Ziel [22]. As shown in Figure 3.6, 
an equivalent drain thermal noise current 2di , in parallel with the channel, is used to 
represent the total channel thermal noise. The power spectral density of drain thermal 
noise is 
fgkTi dd ∆= 02 4 γ  (3.6) 
where gd0 is the drain-source conductance at zero VDS, and γ is a bias-dependent 
factor, which is equal to unity in the linear region and to 2/3 in the saturation region 
for long-channel devices. 
It has been found that the γ -factor is not a constant for devices with different channel 
lengths and the γ -factor for short-channel device can be larger than that for long-
channel device in the saturation regime owing to both velocity saturation and hot 
electrons [23]. 
 
 
Figure 3.6: MOSFET small signal model with drain and gate noise currents 
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3.2.2 Induced Gate Noise Modeling 
At high frequencies, the channel voltage fluctuations due to thermal noise couple to 
the gate through the oxide capacitance, leading to a noisy gate current flow. This 
noise current can be modeled by a noisy current source connected in parallel to the 
intrinsic gate-to-source capacitance Cgs as shown in Figure 3.6. Although this noise is 
negligible at low frequencies, it can be dominant at radio frequencies. According to 
van der Ziel, the power spectral density of the induced gate noise power spectral 
density (PSD) is given by 
fgkTi gng ∆= δ42  (3.7) 
where the parameter gg is 
0
22
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and δ is the noise parameter for the induced gate noise with a theoretical value of 4/3 
for long channel devices. 
Since the physical origin of the induced gate noise is the same as that for the channel 
thermal noise at the drain, the two noise sources are partially correlated with a 
correlation factor ‘c’. The correlation factor between the drain thermal noise and the 
gate induced noise is defined as,  
j
ii
ii
c
ndng
ndng 395.0
22
*
≈=  (3.8) 
Although the noise behavior of long channel devices is well understood, the precise 
behavior of δ in the short channel regime is unknown at present. Given that both the 
gate noise and drain noise share a common origin, however, it is probably reasonable 
as a crude approximation to assume that δ continues to be about twice as large as γ. 
Hence, just as γ is typically 1-2 for short-channel NMOS devices, δ may be taken as 
2-4 [23]. 
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4. SPIRAL INDUCTOR MODELING 
Figure 4.1 shows the lumped element model of an inductor on silicon substrate. An 
on-chip inductor is physically a three-port element including the substrate. Although 
this model does not account for all electromagnetic events in a spiral inductor, it can 
be used instead of an ideal inductor at the initial phase of a design.  
 
Figure 4.1: Physical model of an inductor on silicon [24] 
The series part of the model consists of an inductor (LS) representing the series 
inductance, a resistance (RS) representing the resistive losses due to skin effect and a 
capacitance (CS) representing the capacitive coupling between the two ports. 
Substrate parasitics Cox, CSi and RSi model the capacitance to substrate, substrate 
resistive losses and the capacitive events occurring in the substrate, respectively. 
Although these parasitics are mostly different at each port, they can be assumed to be 
equal without much error. 
In the following subsections calculation methods for the model elements are 
presented. 
 43
4.1 Calculation of series inductance 
Many different computation methods for Ls have been proposed in literature and two 
of them are presented in this section.  
4.1.1 Modified Wheeler Formula 
Mohan et al [25] obtained a simple expression for planar spiral inductors by 
modifying the discrete inductor formulas presented by Wheeler [26]. It is given by 
ρµ 2
2
01 1 K
dN
KL avgmw +=  (4.1) 
where µ0 (4π10-7 F/m ) is the vacuum permeability, ( ) ( )inoutinout dddd +−=ρ  is the 
fill ratio, ( ) 2inoutavg ddd +=  is the average diameter and N is the number of turns. 
The coefficients K1 and K2 are layout dependent and their values are given in Table 
4.1 for octagonal and square geometries. Figure 4.2 shows square and octagonal 
spiral geometries commonly used in CMOS technologies. 
Table 4.1: Coefficients for modified wheeler expression 
Geometry K1 K2 
Square 2.34 2.75 
Octagonal 2.25 3.55 
 
 
Figure 4.2: Spiral inductor geometries (a) Square (b) Octagonal 
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4.1.2 Semiempirical inductance formula 
Ronkainen et al. [27] derived a semiempirical expression for rectangular inductors 
given as 
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A close expression can be used for octagonal inductors as 
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where µ0 is the vacuum permeability, N the number of turns, dout is outer diameter of 
the inductors, and s and w are the spacing and the width of the inductor traces, 
respectively. 
Comparison of two inductance formulas was carried out on 14 square inductors 
provided by the foundry and it is found that for all inductors, equation (4.2) gives 
more realistic results than equation (4.1). 
4.2 Calculation of series resistance (RS) 
The series resistance, RS, represents the resistive losses in the conductor due to skin 
effect. The series resistance, can be expressed as 
eff
S tw
lR
.
.ρ=  (4.4) 
where ( )δδ teff et −−= 1  is the effective metal thickness, ρ is the metal resistivity at 
dc, l is the overall length of spiral, w is the spiral line width, δ is the metal skin depth 
and t is the metal thickness. 
The skin depth is defined as 
fπµ
ρδ =  (4.5) 
where ρ, µ, and f represent the resistivity in Ω-m, permeability in H/m, and frequency 
in Hz, respectively.  
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4.3 Calculation of series capacitance (CS) 
The series capacitance (CS) models the parasitic capacitive coupling between input 
and output ports of an inductor. This capacitance accounts for both the interturn 
fringing capacitance and overlap capacitance between the underpass and inductor 
turns. However, the interturn fringing capacitance is very small compared to overlap 
capacitance since the potential difference between the turns is close to zero [24]. On 
the other hand the potential difference between the underpass and inductor windings 
is larger, so that CS can be approximated by the overlap capacitance as given by 
21
2 ..
MoxM
ox
S t
wnC
−
= ε  (4.6) 
where n is the number of crossovers between spiral and underpass, w is the spiral line 
width. εox and toxM1-M2 are the dielectric constant and the thickness of the oxide 
between the spiral and the underpass, respectively. 
4.4 Calculation of substrate parasitics (COX, CSi and RSi) 
The parasitics associated with the substrate are represented by COX, CSi, and RSi. The 
capacitance between the spiral and the substrate are modeled by Cox. The ohmic 
losses occurring in the substrate are modeled by RSi and capacitive effects in the 
substrate are modeled by CSi. These parasitics are proportional to the area occupied 
by the spiral and they can be calculated by the following expressions. Note that the 
area of the spiral is equal to the product of the spiral length (l) and width (w). 
ox
ox
ox t
wlC ε...
2
1=  (4.7) 
subSi CwlC ...2
1=  (4.8) 
sub
Si Gwl
R
..
2=  (4.9) 
where Csub and Gsub are capacitance and conductance per unit area for the silicon 
substrates and they are extracted from measurement results. εox and tox are the 
dielectric constant and thickness of the oxide layer between the inductor and the 
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substrate. Csub and Gsub do not change significantly for the inductors produced in the 
same technology. 
4.5 Evaluation of quality factor of an inductor 
The quality factor (Q) of an inductor signifies the magnetic energy storage efficiency 
of that inductor. The Q of an inductor is defined as [28] 
CyclenOscillatioOneinLossEnergy
EnergyElectricPeakEnergyMagneticPeak
Q
−= π2  (4.10) 
First, consider the inductor model with one port and substrate is grounded as shown 
in Figure 4.3a. Next, shunt substrate parasitics can be embedded in RP and CP as 
shown in Figure 4.3b. Note that Rp and Cp represent the combined effects of Cox, Csi 
and Rsi, and hence they are frequency dependent. Rp and Cp are expressed as 
( )
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Then from the Q definition of (4.10), we get 
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The first term of (4.13) is the ratio of the stored magnetic energy to the ohmic loss of 
the spiral conductor. The second term is due to the energy loss occurring in the 
substrate. The last term explains the reduction in Q due to the increase in the peak 
electric energy with frequency and the vanishing of Q at the self-resonant frequency 
[28]. 
 
Figure 4.3: Determination of Q from inductor model 
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Thus, the self-resonant frequency can be found by equating the last term in (4.13) to 
zero. 
( ) 2
2
0
1
2
1
S
S
SPS L
R
CCL
f −+= π  (4.14) 
 
Figure 4.4: Typical series inductance and Q factor calculated by model 
Figure 4.4 shows the calculated inductance and Q factor of the inductor whose 
geometric parameters are given in the first row of Table 4.2. In the table, LS is the 
measured inductance value. LS1 and LS2 are the calculated inductance values from 
equations (4.1) and (4.2), respectively. 
Table 4.2: Comparison of the measured and modeled inductors 
w 
(µm) 
s   
(µm) 
N dout 
(µm)
din 
(µm)
LS  
(nH)
Qmax 
(measured)
LS1 
(nH)
LS2 
(nH) 
Qmax 
(calculated)
20 3 1.75 200 114 1.07 11.9@4.4GHz 0.81 1.05 12.9@4.44GHz
20 3 1.75 250 164 1.52 11.7@3.9GHz 1.18 1.44 11.4@3.21GHz
10 3 1.75 250 204 2.02 10.4@3.9GHz 1.6 1.72 8.7@5.5GHz
10 10 2.75 200 100 2.10 9.9@3.9GHz 1.74 2.01 8.6@4.57GHz
20 3 2.75 250 118 2.42 9.6@2.7GHz 2.06 2.52 10.6@1.92GHz
10 10 2.75 250 150 3.07 8.9@3GHz 2.64 2.93 7.6@3.09GHz
5 3 3.75 150 92 3.25 9.4@4.3GHz 3.01 3.25 7.5@5.7GHz
10 3 2.75 250 178 3.67 9.4@2.7GHz 3.25 3.51 7.9@2.6GHz
5 3 2.75 250 208 4.66 8.3@3.7GHz 4.06 4.28 6.05@4.2GHz
10 3 2.75 300 228 4.85 8.8@2.4GHz 4.29 4.54 7.25@2.1GHz
5 3 2.75 300 258 6.00 7.2@3GHz 5.14 5.42 5.45@3.28GHz
5 3 3.75 250 192 7.25 7.7@2.5GHz 6.71 7.08 5.65@2.54GHz
5 3 4.75 250 176 10.02 7.2@2GHz 9.56 10.08 5.5@1.86GHz
5 3 4.75 300 226 13.30 6.7@1.7GHz 12.58 13.27 5.1@1.5GHz
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5. DISTRIBUTED AMPLIFIER DESIGN IN 0.35µm TECHNOLOGY 
In this chapter, firstly, common-source and cascode gain cells will be studied and 
their high frequency performances will be compared, then the detailed design 
strategy of two distributed amplifier implementations will be presented.  
The first design is a 3-stage common source DA in 0.35µm CMOS technology. This 
amplifier exhibits a gain of 8dB over 0.1-8GHz bandwidth and uses octagonal spiral 
inductors to realize artificial transmission lines. Power consumption is 25.5mW 
while operating from a 1.5V supply. Chip area is 0.972 x 1.67mm2.  
The second design is a 3-stage cascode design in 0.35µm SiGe BiCMOS technology 
and it achieves a gain of 9.2dB over 0.1-9.2GHz bandwidth. Power consumption is 
56 mW while driven from a 3.3V supply. Both amplifiers were designed following 
the design principles presented in Chapter 2. 
5.1 Gain Cells for DAs 
Figure 5.1 shows three gain cells which can be used in a DA design in CMOS 
technology. Cascode stage shown in Figure 5.1 (b) is usually preferred in the design 
because of its well-known advantages: 
• improved reverse isolation, 
• increased output impedance, 
• reduced Miller effect due to Cgd of the input transistors.  
However, a cascode gain stage has disadvantages such as decreased voltage 
headroom and increased the noise figure. Moreover, the pole at the cascode node, 
labeled as A in Figure 5.1 (b), causes a more serious problem for the cascode stage. 
If a large transistor is selected to improve the gm efficiency, the pole at the node A 
can reduce the bandwidth, since the current signal at the drain of M1 can be shunted 
by Cgs2, Csb2, and Cdb1 at high frequencies. Note that these capacitances may be very 
large if large transistors are employed in the design [10]. 
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Figure 5.1: Gain cells (a) Common source, (b) Cascode, (c) Cascode with LS 
If Cgd1 and all resistive losses are neglected, overall transconductance of the cascode 
stage can be given as 
)( 1222
21
dbsbgsm
mm
CCCsg
ggGmcc +++=  (5.1) 
which has a pole at the node A given as, 
)(2 122
2
dbsbgs
m
A CCC
gf ++= π  (5.2) 
In order to tune out the capacitance at the node A, a series inductor LS can be inserted 
between the common source and common gate transistors as shown in Figure 5.1(c). 
The effective transconductance of the cascode cell with LS can be expressed as, 
))(()(
2
2221
2
1222
21
sbgsmdbSdbsbgsm
mm
CCsgCLsCCCsg
ggGmcc ++++++=  (5.3) 
The poles of the (5.3) are plotted in Figure 5.2. As seen from the figure that the 
addition of the LS creates an additional complex conjugate pole pair. Also, as LS 
increases, the first pole (fA) is pushed to higher frequencies while the complex 
conjugate poles come closer to the origin. There is an optimum LS value above which 
gain peaking due to complex conjugate poles reduces the useful bandwidth of the 
amplifier. 
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Figure 5.2: Pole-zero map for cascode circuit with Ls 
Y21 of the gain cells and transconductance of the cascode stage given by (5.1) are 
plotted in Figure 5.3. It is clear that the regular cascode cell can not be used in a DA 
design since flat gain over a high bandwidth is desired. However, a cascode cell with 
appropriate series inductor LS can be employed in a DA. Note that these results are 
process dependent such that cascode cell’s performance could be acceptable in a 
different process.  
 
Figure 5.3: Y21 of the gain cells (gm1= gm2 = 35mS, gmb2 = 5mS, Cgs1 = Cgs2=350fF, 
Cgd1 = Cgd2=55fF, gds1 = gds2=500µS, Rsub=90Ω, Cdb1 = Csb2=120fF, LS = 800pH) 
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5.2 CMOS DA Design 
In a DA design, gain, bandwidth and power consumption specs are necessary to start 
the design. Additionally, chip area can be supplied as design spec. The design targets 
of this work are 8dB gain, 8GHz bandwidth and maximum current consumption of 
20mA. Also, the maximum allowed area is 2 mm2.  
The number of gain stages used in the distributed amplifier must be optimized for the 
technology in which it is implemented. While increasing the number of stages (N) 
should increase gain, parasitics of the active and passive elements will limit the gain-
bandwidth performance. Also, silicon area should be taken into account while 
determining the number of stages. Since the silicon area increases proportionally 
with N, the number of sections (N) was chosen as 3 to be able limit the area below 
2mm2. 
The effect of transistor bias point on the important performance metrics of DA is 
shown in Table 5.1. For a fixed drain current, if we want to operate in weak inversin 
(W.I.) region, we need to increase the aspect ratio (W/L) and decrease the overdrive 
(VGS-VT). In W.I. region unity gain cutoff frequency (fT) reduces, so the bandwidth 
of the amplifier reduces. Yet the gm efficiency (gm/I) increases. As a result, gain of 
the amplifier increases and the noise figure reduces [10]. Figure 5.4 shows gm/I 
versus VGS for the technology used in this work.  
In addition, increasing the transconductance by increasing transistor size increases 
the input/output capacitance of the device and the required inductance value for 
constant line impedances. As the inductance value increase, quality factor and self 
resonant frequency of the inductor decrease and this can be translated into a decrease 
in gain-bandwidth. 
Table 5.1: DA performance for a fixed current [10] 
MOS Bias Trade-offs DA Performance 
W/L Op. VGS-VT gm/I fT G NF BW 
↑ W.I. ↓ ↑ ↓ ↑ ↓ ↓ 
↓ S.I. ↑ ↓ ↑ ↓ ↑ ↑ 
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On the other hand, higher fT and bandwidth are possible in strong inversion (S.I.) 
region. To bias a MOSFET into S.I. with fixed drain current, we need to decrease the 
aspect ratio and increase the overdrive. This leads to drop of the gm/I, so that the 
gain decreases and the noise figure increases. 
Although choosing an operating point close to W.I. is more advantageous, it is not 
possible to obtain 8GHz bandwidth while operating in W.I. in 0.35µm CMOS 
technology.  
 
Figure 5.4: The gm efficiency (gm/I) vs. gate source voltage (Vgs) 
5.2.1 Design procedure 
Assuming Lg = Ld = L and Cg = Cd = C, the cut off frequency of the lines can be 
given as, 
LC
fc π
1=  (5.4) 
and characteristic impedance of the lines becomes, 
C
LZ =0  (5.5) 
From (5.4) and (5.5), we can express the capacitance of the lines in terms of fc and Z0, 
cfZ
C π0
1=  (5.6) 
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Since the impedance matching property of the gate and drain lines degrade as the 
cutoff frequency is approached, fc should be chosen larger than bandwidth of the 
amplifier (f1dB). For Z0=50Ω and fc =10GHz, we calculate the capacitance and the 
inductance of the lines using (5.5) and (5.6) as C ≈ 600fF and L ≈ 1.5nH. 
Assuming the 25% of the capacitance comes from the inductor parasitics, total gate 
capacitance is around 450fF. The total gate capacitance of a MOSFET is defined as 
oxeffeffgg CLWC =  (5.7) 
where Weff is the effective gate width, Leff is the effective gate length. Denoting the 
drawn values with Wdrawn and Ldrawn, effective gate width and gate length can be 
approximated by 
int2WWWeff −≅  (5.8) 
int2LLLeff −≅  (5.9) 
where Wint and Lint are width and length offset parameters in Bsim3v3 model, 
respectively.  
Cox (F/m2) is the oxide capacitance per unit gate area defined by 
ox
ox
ox t
C ε=  (5.10) 
where εox = 3.46x10-11 F/m is the dielectric constant of the gate oxide (SiO2), and    
tox (m) is the gate oxide thickness. 
For the technology used in this thesis, these parameters are Ldrawn = 0.35µm, Wint = 
26.76nm, Lint = 8.285nm, tox = 7.7nm and Cox= 4.5x10-3 F/m2. 
From (5.7), Weff  = 300µm was found for Cgg = 450fF. For such a large width, we can 
take W = Weff. 
According to (2.78), fmax is related to amplifier parameters as 
dBfAf 10max 25.1≈  (5.11) 
which gives fmax = 25GHz for f1dB = 8GHz and A0 = 2.5.  
In Figure 5.5, the maximum oscillation frequency (fmax) is plotted against drain 
current for Wdrawn = 300µm, Ldrawn = 0.35µm and VDS =1.5V. 
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Figure 5.5: fmax vs. Id (W=300µm, L=0.35µm VDS =1.5V) 
Using the gain equation of (2.19), we can calculate the necessary transconductance 
for the transistors, 
0
0
2 A
NZg m =  (5.12) 
Equation (5.12) gives the required gm value as 35mS for N = 3, Z0 = 50Ω and       
A0= 2.5. However, the drain losses reduce of the gain even at low frequencies so that 
gm was selected 40mS to have a safe margin. Transconductance of the transistor 
against its drain current is plotted in Figure 5.6 which shows that the drain current of 
5.5mA is necessary for gm=40mS. Then gm /I is 7.2 and VGS = 0.8V according to 
Figure 5.4. Also, according to Figure 5.5, this drain current gives fmax of 22GHz. 
 
Figure 5.6: gm vs Id (W=300µm, L=0.35µm VDS =1.5V) 
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Figure 5.7: CMOS DA with CS gain cells 
The final optimized circuit topology of the CMOS DA is shown in Figure 5.7. An m-
derived half section was used before the gate line termination resistor for better input 
impedance matching. Also during the optimization of amplifier, input and output half 
inductors and additional capacitances at the drain taps were removed and the value of 
the inductor before the drain termination was increased. 
Biasing of the DA is provided by a current mirror and the reference current is 
supplied by an external source for test purposes. 
Small inductors series with the gate and the drain increase the peaking in the gate and 
drain lines, thus, improves the frequency response of the DA. 
All inductors were implemented in top available metal and an octagonal 
configuration was used to minimize losses due to sharp bends, and to improve the 
quality factor of these inductors. Metal lines used as interconnects were also modeled 
as transmission lines to account for the phase shift and losses in signal path. The 
circuit used a single 1.5V supply, which was provided through a RF-Choke. 
OEA’s Spiral® tool was used for the synthesis and simulation of the on-chip 
inductors. Table 5.2 presents the geometry information and the peak Q of the 
inductors used in the design. L1 is the inductance of the octagonal section of the 
inductors; however, if the routings between the inductors are taken into account, the 
inductance values increase to L2 value. 
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Table 5.2: Simulated performance and geometry information of inductors 
L1 L2 W (µm) S (µm) T din (µm) dout (µm) Qmax 
250pH 275pH 12 3 1.5 36.6 90.7 16@25GHz 
300pH 350pH 15 3 1.5 45.3 111 17@21GHz 
1nH 1.22nH 15 3 2.5 72.8 174.8 12.8@8.6GHz
1.35nH 1.46nH 15 3 2.5 92.7 195 12@7GHz 
1.6nH 1.84nH 15 3 2.5 115.7 217.7 11@5.4GHz 
5.3 CMOS DA Layout 
The complete layout of the DA is shown in Figure 5.8. The area of the layout is 
1.67x0.932 mm2. Layout symmetry is vital to ensure phase delay is equal in gate and 
drain artificial transmission lines. Also, in order to reduce the coupling between the 
inductors, spacing between the inductors should be enough.  
The input and the output capacitances were realized with high quality Metal-
Insulator-Metal (MIM) capacitors, whereas bypass capacitors were realized with 
stack capacitors. Stack capacitor is the parallel combination of MOS capacitor and 
poly capacitor and it has higher capacitance per unit area but lower quality factor 
than MIM capacitor. 
 
Figure 5.8: Layout of CMOS DA 
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Termination resistors are realized with polysilicon resistors and dummy poly layers 
were placed around the resistor in order to decrease etching effects. 
NWELL layers were placed under the signal pads so as to reduce the parasitic 
capacitance to the substrate. 
MOS transistor layout should be optimized for maximum fmax. This can be done by 
adjusting the finger width of the transistor. Decreasing the finger width reduces the 
gate resistance; however, increases the gate-bulk capacitance. So it is better not to 
use very small finger widths.  
Figure 5.9 shows the MOSFET layout which has 72 fingers with 4.2 µm. Dummy 
polysilicon resistors are placed around the transistor so as to reduce the etching 
effects at the boundaries. 
The effects of the substrate resistance on the performance of the transistor are critical 
as explained in Chapter 3. Thus, substrate contacts are placed between the transistor 
sections and around the transistor to reduce the substrate resistance. 
Also NWELL guard ring was placed around the transistor to reduce the signal 
coupling through the substrate. 
 
Figure 5.9: MOSFET layout (W=302µm L=0.35µm, finger width 4.2µm, nf =72) 
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5.4 CMOS DA Simulation Results 
In this section simulated performance of the CMOS DA is presented. All small signal 
and large signal simulations were carried out with SPECTRE circuit simulator. Figure 
5.10 shows the S-parameter response of the DA. S21 is 8±1 dB up to 8GHz and S11 
and S22 are both less than -10 dB over the bandwidth. 
 
Figure 5.10: Simulated S-parameter response of the DA 
Figure 5.11 shows group delay of DA with and without peaking inductors series with 
gate and drain of MOSFETs. It is clear that although these inductors improve the 
gain flatness, they deteriorate the group delay performance of the DA. 
 
Figure 5.11: Group delay of CMOS DA with/without peaking inductors 
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Figure 5.12 (a) shows the input referred 1 dB compression point simulation results for 
a 5GHz input signal. In this simulation, input signal power was increased from          
-30dBm to 0dBm and input power level where the gain drops by 1dB was found as   
-4dBm. 
Figure 5.12 (b) presents the noise figure simulation of the DA. As expected the noise 
figure is high at low and high frequencies and minimum at the midband. The 
minimum noise figure of 3.5 dB was achieved at 4.3 GHz. 
Figure 5.13 presents the transient response of the DA for a 2GHz input signal. We can 
see that the transient response has no significant ringing. 
 
Figure 5.12: Simulated input 1-dB compression point and noise figure of DA  
 
Figure 5.13: Simulated transient response of the DA 
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5.5 BiCMOS DA Design 
As shown in Figure 5.3, simple cascode gain cell’s high frequency performance is 
worse than the CS gain cell. So an additional series inductor is necessary in order to 
use the cascode cell in the design as shown in Figure 5.1 (c). Alternatively, in a 
BiCMOS technology, the common gate MOSFET of the cascode cell can be replaced 
with a common base npn transistor as shown in Figure 5.14. Figure 5.15 shows the 
simulated maximum available gain of the CS, CMOS cascode and BiCMOS cascode 
cells for 5.5mA current consumption. As seen in the figure, much better performance 
can be achieved with the BiCMOS cascode cell.  
 
Figure 5.14: Cascode cell in SiGe technology 
A 3-stage cascode distributed amplifier was designed and BiCMOS cascode cell was 
employed as gain stages. Figure 5.16 shows the schematic of the cascode DA 
designed in BiCMOS technology. The current consumption of the cascode cell is 
equal to 5.5mA as in the previous design. Thus the input transistor width was not 
changed. The emitter area (AE) of npn transistor was scaled so as to get peak fT. 
 
Figure 5.15: Maximum available power gain for CS, Cascode and npn Cascode cells 
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Figure 5.16: BiCMOS DA with cascode gain cells 
The addition of a cascode gain cell improves impedance matching and it also reduces 
the Miller effect in the driver transistor, improving the amplifier’s overall frequency 
response. 
The S-parameter response of the cascode DA is shown in Figure 5.17. This amplifier 
presents 9dB gain over the 9GHz bandwidth. Figure 5.18 shows that the input 1dB 
compression point is -4.6 dBm and minimum noise figure is 4.2 dB at 5.25 GHz. 
 
Figure 5.17: Simulated S-parameter response of the cascode DA 
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Figure 5.18: Simulated input 1-dB compression point and noise figure of the DA 
Figure 5.19 shows the group delay performance of the cascode DA.  
 
Figure 5.19: Simulated group delay of the cascode DA 
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Table 5.3 presents the performance comparison of the two DAs. Common source 
topology has the advantages of low power and slightly low noise. On the other hand, 
cascode topology has higher gain-bandwidth and much better reverse isolation.  
Table 5.3: DA performance comparison 
 CS Amplifier Cascode Amplifier 
S21  8 dB 9.2 dB 
Bandwidth (1dB) 7.9GHz 9.2GHz 
Cutoff frequency 8.6GHz 13GHz 
S11  <-10dB <-10dB 
S22  <-10dB <-10dB 
Minimum Noise Figure  3.51 dB 4.19 dB 
1dB compression (input)  -4dBm -4.6dBm 
Power  25.5mW 56mW 
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6. CONCLUSION 
In this thesis, the feasibility of CMOS DA in 0.35µm technology has been 
investigated. Starting from the simplest analysis, more complex and accurate 
analyses’ are presented and a noise figure equation derived by taking into account the 
correlation between the drain noise and gate induced noise. These analytical 
expressions were beneficial for the design and optimization of DAs, and prediction 
of their performance such as gain, bandwidth, and noise figure.  
Accurate RF models for active and passive devices are vital for the DA design. Thus, 
In Chapter 3, MOSFET high frequency behavior was studied and the RF MOSFET 
model explained in detail. Also, the techniques of modeling on chip spiral inductor 
were presented in Chapter 4. These models can be incorporated into design so that 
DA performance can be evaluated accurately. 
The most widely used DA gain cell configurations were analyzed and it was shown 
that simple CMOS cascode gain cell configuration suffers from parasitic capacitance 
at the cascode node. Two alternative cascode gain cell were shown to be beneficial in 
design.  
A common source DA was designed in 0.35µm CMOS technology following the 
design procedure presented in Chapter 2. Also RF MOSFET model and inductor 
model were utilized during the design phase. The amplifier achieved 8dB gain and   
8GHz bandwidth. This prototype amplifier was sent to the fabrication. 
A cascode DA was designed in 0.35um SiGe BiCMOS process. In this amplifier, the 
cascode transistor was realized by an npn transistor which helps to decrease the 
capacitance at the cascode node. This amplifier achieved 9dB gain over 9.2GHz band. 
Experimental results are necessary to confirm the theoretical and simulation results. 
Once the prototype circuit is measured, the fully bipolar DA could be investigated 
for future work. 
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